Skip to content
#

retiming

Here are 6 public repositories matching this topic...

Language: All
Filter by language

Full VLSI design flow for a 1st-order IIR low-pass filter. It includes VHDL RTL, fixed-point C model, Synopsys DC synthesis with clock gating, and Cadence Innovus place & route. The advanced architecture of the filter applies J-look-ahead, pipelining, and retiming to achieve 581 MHz, a 47% throughput gain over the standard architecture.

  • Updated May 4, 2026
  • VHDL

Improve this page

Add a description, image, and links to the retiming topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the retiming topic, visit your repo's landing page and select "manage topics."

Learn more